summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSamuel Perrouault <samuel.perrouault@gmail.com>2025-03-26 16:38:34 +0100
committerSamuel Perrouault <samuel.perrouault@gmail.com>2025-03-26 16:38:34 +0100
commit6785e356c501a62f91cb281f864373a4a49badfe (patch)
treee1c5b0383a1c651a187f3644810570d72bebfa21 /src
parent1e0347aaacda1b432a581c057056cd8d100f0d8f (diff)
implement ADD, I, Vx
Diffstat (limited to 'src')
-rw-r--r--src/chip8.rs4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/chip8.rs b/src/chip8.rs
index 02e0edc..c1a4faf 100644
--- a/src/chip8.rs
+++ b/src/chip8.rs
@@ -182,6 +182,10 @@ impl Chip8 {
self.draw = true;
}
0xF000 => match opcode & 0x00FF {
+ 0x001E => {
+ eprintln!("ADD, I, V{}", x);
+ self.i += self.v[x] as u16;
+ }
0x0033 => {
eprintln!("LD, B, V{}", x);
let i = self.i as usize;